The IBM Enterprise System/9000" Type 9121 air-cooled processor achieves, with the same or reduced physical floor space and power levels, a performance level equal to or greater than those of previous IBM processors. This performance level was attained by a combination of design innovations: a new aircooled thermal conduction module (TCM), integration of bipolar and CMOS technology in this TCM, the design and implementation of a differential current switch bipolar circuit family, integrated programmable memory subsystem design, and extensive use of VLSl technology. The result of these innovations was a 15-nscycle air-cooled machine. The salient features and an overview of the machine design are presented.
Introduction
Three different types of processors are used in the new IBM Enterprise System/9000TM (ES/9000TM) family: watercooled processors (Type 9021), air-cooled processors (Type 9121), and an air-cooled rack processor (Type 9221).
The Type 9121 processors use a thermal conduction module (TCM) [1] which is air-cooled. This radical departure from previous TCMs required extensive redesign of the internal and external TCM cooling system, TCM substrate, substrate wiring, and top-surface distribution wiring; new chip logic circuitry; and the use of bipolar and CMOS chips in the same TCM. In addition, new ancillary components such as system logic and air cooling were designed to meet the enhanced performance, space. and power-consumption specifications. This issue of the ZBM Journal of Research and Development describes the design innovations embodied in the ES/9000 Type 9121 air-cooled processor.
Design advances
The following design improvements have been realized in the ES/9000 Type 9121 processor:
A new differential current switch (DCS) bipolar circuit family has been used to obtain the circuit density and powedspeed performance required for an air-cooled TCM design. High speed and low power are achieved through reduced signal swing and an active rising-signal transition.
An air-cooled TCM has been developed which uses a "thin-film'' copper wire layer for redistribution, 63 wiring layers, spring-loaded copper pistons, and a finned heat sink to cool up to 121 logic chips which generate up to 10 W individually and 600 W collectively [2] . A new, high-speed CMOS SRAM meets the power and speed requirements for the internal arrays of the processor. A 10-ns-access, 128Kb chip design has been achieved [3] . CMOS, ECL bipolar, and DCS bipolar technologies have been integrated within a single air-cooled TCM, and a high-power ECL-compatible CMOS driver has been developed [3] to obtain a 15-11s processor cycle time.
"Cycle-stealing" design techniques are used to compensate for the slower CMOS SRAM arrays [4] . This constitutes the first use of CMOS technology within a TCM in any machine design. Central and expanded storage have been integrated into a single physical storage. Advanced design techniques such as single-level buffers have been implemented to achieve the performance levels of independent storages [5] . A programmable design technique has also been introduced which allows the user to dynamically configure the storages at initial program load (IPL). A vector facility has been designed for the air-cooled processor [6] . VLSIlCMOS technology is used extensively in the design of the I/O channels. A single CMOS multichip module (MCM) implements either the parallel original equipment manufacture interface (OEMI) or the fiber-optic-based Enterprise Systems Connection ArchitectureTM (ESCON T' ) serial channel. The common design of these new channels has allowed the 9121 processors to offer channel subsystem mixtures of both channel types within a single frame.
As a result of these design improvements, a six-TCM dyadic processor achieves a performance level more than four times that of previous air-cooled frame designs such as the IBM ES/438ITM Model 92E. The extensive use of VLSI technology provides as many as 28 channels and 1 GB of storage within a single frame. (A frame is the structure which contains the essential elements of the system.) Figure 1 is a logical view of the system. The channel control element (CCE) TCM controls the channel subsystem. The channel subsystem comprises the CCE TCM, the inputloutput processor (IOP) contained within the CCE TCM, the channel adapter cards, the parallel OEMI channels, the ESCON serial channels, and the associated cabling. A circuit board can contain either 12 parallel OEMI and four ESCON serial channels, or 16 ESCON serial channels. The base frame can contain up to 308 two channel circuit boards, resulting in 32 channels. An S. F. HAJEK additional 16 channels on two channel circuit boards can be contained in an expansion frame, giving the user a total of 48 channels. The channel adapter card converts the common parallel OEMI and ESCON serial channel interface to that of the CCE TCM interface. Individual I/O buffers are provided for each attached channel. The ESCON serial channel utilizes high-speed fiber-optic technology to increase distances, provide higher data rates, and reduce cable bulk to the processor-attached I/O control units and devices. ESCON serial channels support speeds of 10 MB/s as compared to the 4.5 MB/s of parallel channels.
The system control element (SCE) TCM controls the flow of data among the central storage, the expanded storage, the processors, and the channel subsystem. This TCM also controls the central and expanded storage configurations of the single physical processor storage. Configuration parameters are selected at power-on reset. Storage protection keys are maintained within this TCM.
The buffer control element (BCE) TCM contains either a 64KB or a 128KB high-speed buffer. The high-speed buffer data array is composed of SRAM CMOS 128Kb chips. The BCE is organized with an eight-double-word line size and four-way set associativity. The BCE utilizes a byte errorcorrecting algorithm (ECC) complemented by a line-delete algorithm. No single failure point can result in more than one bit error in any given ECC word. The central processor element (CPE) TCM executes all instructions defined by the ESA/390TM architecture. The Processor Resource/Systems ManagerTM (PR/SMTM) [7] function within the processor allows several independent logical processors to share the physical processor. System/370" operating systems are supported under one or more partitions of the PNSM facility. The internal cycle time is 15 ns for all models. The internal performance level of the processor is determined by the size of the highspeed buffer contained within the BCE TCM and other design parameters.
feature which executes 171 vector instructions and contains the vector registers. Vector instructions significantly improve numerically intensive applications in that the same instruction operates on multiple sets of data. In contrast, scalar operations require a set of instructions for each set of data. The 16 vector registers which together form the vector array are each 256 elements deep and 32 bits wide [6] .
A single storage configuration contains both central and expanded storage [5] . A total of 1024 MB of storage can be contained on one storage circuit board. Up to eight storage array cards of varying sizes are used to form various storage configuration sizes, up to the maximum of 1024 MB. The storage is logically configured by programmable means into central and expanded storage at power-on The ES/9000 Type 9121 air-cooled processor is packaged within two frames, a base frame and an optional expansion frame. The 9121 base frame accommodates the following: 1024MB central and expanded storage and SCE and CCE TCM subsystem. Two processor (CPE/BCE TCM) subsystems without VCE TCM, or one processor subsystem with VCE TCM. Up to 32 parallel andlor ESCON channels. An inboard service processor. A powerlthermal subsystem.
The expansion frame, which measures approximately 2/3 the length of the base frame, accommodates VCE TCMs for the dyadic processor and additional channels to a maximum of 48 channels per system. 
Summary
Reliability, availability, and serviceability (RAS) targets were achieved in the design of the ES/9000 Type 9121 processor. Increased circuit densities have greatly reduced the number of external interconnections, a prime source of reliability failures. The machine design has also benefited from the reduced intrinsic failure rate of the base technologies. Machine design has complemented these technology improvements with extensive error-correcting design techniques throughout the design. The high-speed buffer array, for example, uses an error-correcting code on each byte of stored data. Other error-correcting techniques are used on the other data arrays contained within the processor complex. Error-recovery designs are also implemented throughout the processor. An inboard processor controller contained within the base frame provides recovery and support services to the machine. An outboard PS/2@-based system is utilized as an 31 0 external support facility. All necessary machine functions are executed by the inboard processor. In fact, the PS/2 can be disconnected without disrupting the operation of the machine.
Many advances were made in designing the power thermal subsystem for this air-cooled machine. In contrast to the IBM 3090TM processors [8], a motor-generator set is not required. Three-phase power of either 50 or 60 Hz is converted into various regulated dc voltages required by the logic technologies. A maximum of 11 kVA is required for a fully configured dyadic processor. The thermal system utilizes forced convection cooling technology to provide the appropriate cooling for all of the logic technologies.
Advances in semiconductor technology played a key role in achieving success. A differential current switch circuit family was developed which made it possible to meet the powedspeed requirements of a 15-ns machine design point. This circuit technology is supported by advanced physical design, circuit design, and chip design practices. Corresponding advances in TCM technology were required to support increased chip densities and cooling requirements.
Advances in logic design verification and manufacturing test verification were also required to make this machine a reality. The Engineering Verification Engine (EVE) [9] was heavily utilized in verifying the logic design and contributed significantly to the reduction of the development cycle for this product. EVE allowed the design engineers to run the System Architectural Kernel (SAK) program before releasing the hardware design. Successful execution of the SAK program on the test floor was an announcement criterion. Self-test techniques were used in the TCM design [lo] to satisfy manufacturing requirements.
The Enterprise System/9000 Type 9121 processor has advanced the state of the art in air-cooled mainframe processors. A performance level four times greater than those of previous processors was achieved within the same volumetric and power characteristics. For instance, the IBM 3090 System Model S, a water-cooled mainframe, required 36 TCMs to achieve the 9121 performance level. Bipolar and CMOS technology were integrated within a TCM for the first time. Three different circuit families, CMOS, ECL bipolar, and DCS bipolar, were utilized to meet the performance and power requirements to achieve a 15-11s machine cycle design point.
Appendix: Glossary
ESl9000 Type 9121 air-cooled processor One of three mainframe types in the ES/9000 family of processors announced by IBM on September 5 , 1991. The Type 9121 processors incorporate air-cooled TCMs to implement the design point.
ESA1390
The system architecture announced by IBM on September 5 , 1991. All hardware and software elements of the ES/9000 Type 9121 processors support this architecture. System1370 architecture is supported as a subset.
Differential current switch (DCS)
A bipolar circuit design technology which uses differential circuit design techniques to achieve the desired density, power, and performance.
Emitter-coupled logic (ECL) A bipolar circuit design technology which uses emitter-coupled circuit design techniques to achieve high performance.
